VSync 924 Especificaciones descargar pdf (Pagina 144)

144 Appendix B: Technical information

JTAG connector

If Matrox Solios eA/XA has the optional Processing FPGA, the board features a

10-pin male JTAG connector for debugging and probing internal signals of the

FPGA. The pin assignment, as used in JTAG mode, is as follows:

You can connect to the JTAG connector with a standard Altera ByteBlaster II cable

that can be purchased from the Altera Corporation. To begin debugging, you must

first enable the connector by installing a jumper on the adjacent 2-pin

connector (J4 for Matrox Solios eA, J5 for Matrox Solios XA).

For further information on debugging with the JTAG connector, refer to the

Quartus II documentation from the Altera Corporation. For other debugging

information, refer to the Matrox FPGA Developer’s Toolkit for Matrox Solios

manual.

Pin Signal Description

1TCK Clock signal.

2 GND Signal ground.

3 TDO Data from device.

4 VCC(TRGT) Target power supply.

5 TMS JTAG state machine control.

6 No connect No connect.

7 No connect No connect.

8 No connect No connect.

9 TDI Data to device.

10 GND Signal ground.

1 2 ... 139 140 141 142 143 144 145 146 147 148 149 ... 159 160

Sin comentarios

VSync 924 Especificaciones Pagina 144